


7/22/4 ①

CMOS Logic Gates

The Inverter



Assume $v_{T0} < v^+$ for M₁ and M₂

$$v_I = v^+ \Rightarrow v_{GS1} = v^+ > v_{T0}$$

$$v_{SG2} = 0 < v_{T0}$$

$\Rightarrow M_1$ is ON

M_2 is OFF

$$\Rightarrow v_o = 0$$

$$v_I = 0 \Rightarrow v_{SG2} = v^+ > v_{T0}$$

$$v_{GS1} = 0$$

$\Rightarrow M_1$ is OFF


M_2 is ON

7/22/4 ③

Let $L = 0 \vee$, and $H = v^+$. The gate performs the following operations:

$$\begin{array}{ll} V_I = L & V_O = H \\ V_I = H & V_O = L \end{array}$$


We can plot V_O versus V_I as follows:



The noise margin is defined in terms of the voltages V_{IL} , V_{IH} , V_{OL} , and V_{OH} . The noise margins are figures of merit which relate to the susceptibility of the gate being switched by undesirable

7/22/4 (3)

noise at its input. To see how they are defined, consider the following circuit:



Let V_{OA} be connected to V_{IA} .

If $V_{OA} = L$, $V_{OB} = H$ if $V_{OL_A} < V_{IL_B}$.

We define the low noise margin as

$$NM_L = V_{IL_B} - V_{OL_A}$$

For identical gates, this becomes

$$NM_L = V_{IL} - V_{OL}$$

If $V_{OA} = H$, $V_{OB} = L$ if $V_{OL_A} < V_{IL_B}$.

We define the high noise margin

7/22/4 (4)

as

$$NM_A = V_{OHA} - V_{IHB}$$

For identical gates, this becomes

$$NM_A = V_{OH} - V_{IH}$$

The larger NM_L and NM_H , the more immune the gates are to false triggering by unavoidable noise voltages at its input.

If the two MOSFETs have the same value for V_{TO} , it can be shown that

$$V_{IL} = \frac{3V^+ + 2V_{TO}}{8} \quad V_{IH} = \frac{5V^+ - 2V_{TO}}{8}$$

$$V_{OL} = \frac{V^+ - 2V_{TO}}{8} \quad V_{OH} = \frac{7V^+ + 2V_{TO}}{8}$$

7/22/4 (5)


These equations give

$$N M_L = N M_H = \frac{V^+ + 2V_{T0}}{4}$$

In practice, $V_{T0} \leq \frac{1}{2} V^+$. For $V_{T0} = \frac{1}{2} V^+$, we have

$$N M_L = N M_H = \frac{1}{2} V^+$$

The CMOS NOR Gate



$$\begin{aligned} Z &= \overline{A+B} \\ &= \overline{A} \cdot \overline{B} \end{aligned}$$

A	B	Z
0	0	1
0	1	0
1	0	0
1	1	0

7/22/4 (6)

$$V_A = L \quad V_B = L$$

\Rightarrow M₁ OFF, M₂ OFF, M₃ ON, and M₄ ON

$$\Rightarrow V_o = H$$

$$V_A = L \quad V_B = H$$

\Rightarrow M₁ OFF, M₂ ON, M₃ OFF, and M₄ ON

$$\Rightarrow V_o = L$$

$$V_A = H \quad V_B = L$$

\Rightarrow M₁ ON, M₂ OFF, M₃ OFF, and M₄ OFF

$$\Rightarrow V_o = L$$

$$V_A = H \quad V_B = H$$

\Rightarrow M₁ ON, M₂ ON, M₃ OFF, and M₄ OFF



$$\Rightarrow V_o = L$$

V_A	V_B	V_o
L	L	H
L	H	L
H	L	L
H	H	L

This is the
NOR truth
table

7/22/4 ⑦

The CMOS NAND Gate



A	B	Z
0	0	-
-	-	-
-	0	-
-	-	0

$$v_A = L \quad v_B = L$$

$\Rightarrow M_1$ ON, M_2 OFF, M_3 ON, and M_4 ON

$$\Rightarrow v_0 = H$$

$$v_A = L \quad v_B = H$$

\Rightarrow M₁ OFF, M₂ ON, M₃ ON, and M₄ OFF

$$\Rightarrow \nabla_0 = H$$

$$v_A = H \quad v_B = L$$

$\Rightarrow M_1$ ON, M_2 OFF, M_3 OFF, and M_4 ON

$$\Rightarrow \sim_p = H$$

7/22/4 (8)

$$v_A = H \quad v_B = H$$


$\Rightarrow M_1$ ON, M_2 ON, M_3 OFF, and M_4 OFF

$$\Rightarrow v_o = L$$

v_A	v_B	v_o
L	L	H
L	H	H
H	L	H
H	H	L

This is the
NAND truth
table.

The BJT TTL NAND Gate



7/22/4 (9)

For $V_A = V_B = V^+$, both DA and DB are OFF. DC is turned on and a voltage is applied to the base of Q2 which saturates Q2, i.e. Q2 becomes almost a short circuit. Its emitter voltage increases, which causes Q4 to saturate. Its collector voltage decreases, which cuts off Q4. In this case $V_o \approx 0$, i.e. $V_o = L$.

If either $V_A = 0$ or $V_B = 0$, then DC is OFF. This cuts off Q2 and Q4. The voltage applied to the base of Q3 saturates it. In this case, $V_o \approx V^+$, i.e. $V_o = H$.

Thus the circuit performs the NAND operation. The purpose of D1 is to keep Q3 cut off when Q2 and Q4 are saturated.